

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problems Mailbox.**

THIS PAGE BLANK (USPTO)

# PATENT SPECIFICATION

(11) 1 547 381

1 547 381

(21) Application No. 12047/76 (22) Filed 25 March 1976  
(31) Convention Application No. 562317  
(32) Filed 26 March 1975 in  
(33) United States of America (US)  
(44) Complete Specification published 20 June 1979  
(51) INT CL<sup>3</sup> G06F 13/00  
(52) Index at acceptance

G4A 10P 12N 12P 13E 15A1 15A2 16D 16J 17P 1C 2AY 2BY  
2C 2E 2F10 2F11 2F6 2F8 2HX 5A 5B 5X 9X SX

(72) Inventors MARION G. PORTER  
GARVIN W. PATTERSON  
WILLIAM A. SHELLY and  
NICHOLAS S. LEMAK



## (54) PROCESSOR FOR INPUT/OUTPUT PROCESSING SYSTEM

(71) We, HONEYWELL INFORMATION SYSTEMS INC., a Corporation organised and existing under the laws of the State of Delaware, United States of America, of 200 Smith Street, Waltham, Massachusetts 02154, United States of America, do hereby declare the invention for which we pray that a patent may be granted to us, and the method by which it is to be performed to be particularly described in and by the following statement:—

This invention relates generally to data processing systems, and more particularly to a processor for use in an input/output processing system.

In the prior art, large multiprocessor data processing systems utilize input/output processing systems for interfacing peripheral devices and the main processing unit. Such input/output processing systems are required for establishing data rate compatibility, addressing, and general data exchange control.

In the Honeywell 6000 Series large computer systems, for example, peripheral devices are connected to and controlled by microprogrammed peripheral controllers (MPC) which, in turn, are connected to the main processing unit through an input/output multiplexer (IOM). (Honeywell is a Registered Trade Mark).

The IOM is the coordinator of all input/output operations between the complement of peripheral devices and the main processing unit controller. The IOM operates essentially as a hard wired program device controlled by, and sharing memory with, a main processor. Data transfers between a peripheral device and main memory are accomplished by the IOM while the main processor runs jobs. The IOM includes a plurality of data channels for communicating with peripheral devices and a central channel which controls access to main memory for each of the data channels. The data channels include common peripheral interface (CPI) channels having a transfer rate in excess of 650,000 characters per second, which interface with many low speed peripheral devices. Additionally, the data channels include peripheral subsystem interface (PSI) channels having a transfer rate up to 1.3 million characters per second which are used with high speed peripheral devices such as disks. Further, a direct channel is provided for front-end processors and allows data transfers as high as 1 million bytes per second.

External to the IOM and controlling the various peripheral devices are magnetic tape controllers, unit record controllers for low speed peripheral devices such as card readers and printers, and MPC's for high speed disk devices.

The present invention provides a processor for use in an input-output processing system which system performs communication and control functions in a larger data processing system, comprising:

- a) data-in register means,
- b) data-out register means,
- c) instruction register means receiving and storing a plurality of instructions to be executed,
- d) control store means storing addressable microinstructions including standard sequences of microinstructions corresponding to specific instructions,
- e) switch means addressing said control store means and calling microinstructions in response to an instruction in said instruction register means, a return address

request, a next address request, an exception/interrupt routine request, or a page table word miss indication,	
f) adder/shifter means performing address formation, arithmetic operations, and data manipulations required for instruction execution;	5
g) working register means storing an instruction count, data being processed, and memory addresses, and providing an address output and a data output;	5
h) a page table word scratchpad receiving relative address outputs from said working register means and developing, with said adder/shifter means, absolute addresses,	10
i) a general register scratchpad responsive to said control store means and receiving relative address outputs from said working register means, and including a process state register, an instruction counter, a page table base register, and a plurality of general registers,	10
j) a first operand switch providing operands to said adder/shifter means, the operands including data from said working register means and data from said general register scratchpad,	15
k) a second operand switch providing operands to said adder/shifter means, the operands including displacements and values from said instruction register means, instruction counter increments and constants from said control store, and data from said data-in register means,	20
l) process state and process control register means responsive to inputs from said working register means monitoring and controlling processor operation,	20
m) a result cross-bar means providing outputs to said data-out register means, said working register means and an operator display panel, and	25
n) switch means providing inputs to said result cross-bar means from said adder/shifter means, said general register scratchpad, said process state and process control register means, and addresses.	25
This processor can thus form the processor portion of an input/output processing system which combines communication and control functions, thereby relieving the main processor of these functions. The basic elements of the input/output system include a system interface unit (SIU), a high speed multiplexer, a low speed multiplexer, at least one local memory, a remote memory adaptor, and a processor. The system interface unit provides connections between the basic elements of the input/output system, and in addition to providing for access to local or remote memory by the other modules, the SIU provides for direct accessing of the multiplexers by the processor.	30
Functions not directly involved with high-speed data transfers are performed by the processor. These functions include initiation and termination of I/O command sequences, fetching, checking, and translating channel programs, and direct control of low speed peripheral devices such as unit record and data communications equipment. The processor also provides absolute address development for paged memory storage.	35
A processor in accordance with the invention will now be described by way of example, with reference to the accompanying drawings, in which:	40
Fig. 1 is a block diagram of an IOP system including the processor;	45
Fig. 2 is a block diagram of the processor;	45
Fig. 3 is a block and timing diagram for local and remote control registers of the processor;	45
Fig. 4 is a block diagram of a adder/shifter unit of the processor;	50
Fig. 5 is a schematic diagram of address development in the processor; and	50
Figs. 6 to 20 are timing diagrams of various routine operations of the processor.	50

#### Contents

Input/Output System	
General Description of Processor	
General Register Scratchpad	55
Adder/Shifter Network	
PTW Scratchpad	
Address and Steering Switch	
Result—XBAR	
PSR/PCR Process State Register/Process Control Register	60
Control Store Addressing and Sequencing	
Control Store Register	
Data Formats	
Register Formats	

	Exceptions	
	Interrupts	
	Address Development	
5	Instruction Summary	5
	Immediate Operand Instructions	
	Shift Instructions	
	Bit Field Instructions	
	Branch Instructions	
	Timing Diagrams	
10	Input/Output System	10
	The input/output system operates in association with the main processor and memory of a large computer system to provide multiplexing and control of data transfers between peripheral devices (i.e. disk, tape, unit record, communications, etc.) and the central processing unit. Generally its functions include the addressing and controlling of data transfers between the peripheral devices and the main memory.	
15	Figure 1 is a block diagram of the I/O system.	15
	The central component of the I/O system is a system interface unit (SIU) which provides connections between the various components of the system. In addition to providing for access to local or remote memory by the other modules of the system, the SIU provides for direct addressing of multiplexers and controller adaptors by the processor. The SIU also controls the interrupt discipline of the system.	
20	As will hereinafter be described in detail, the processor is general purpose including a complement of register-register, register-memory, immediate, branch, bit field, and shift instructions.	20
25	A communications input/output (CMIO) unit provides direct control of data transfers between communications line adaptors and the local memory. Interaction with the input/output processor (IOP) via the SIU is necessary for data transfer control.	25
30	The local memory in the system is organized as a two-port cross-barred read/write store with an optional cache (look-aside associative memory). A remote memory adaptor (REMA) provides a means of exchanging control signals and data between the IOP processor and remote memory units.	30
35	A high-speed multiplexer (HSMX) permits direct control of data transfers between high-speed peripheral devices (disk-tape) and the local memory. A low-speed multiplexer (LSMX) permits direct control by the IOP processor of low-speed peripheral devices, including unit record peripherals, consoles, and data communications adaptors.	35
	Disk and tape devices are connected to the high-speed multiplexer by controller adaptors.	
40	Performance and data transfer rates for the I/O system include a local memory cycle time of 140 nanoseconds with cache (look-aside associative memory). The high-speed multiplexer channel rate is 5 megabits per second with a total through-put of a single HSMX 10 megabytes per second. The low-speed multiplexer through-put is determined by the attachments to its device adaptors, with a maximum burst data transfer rate of approximately 70 kilobytes per second. Total maximum input/output transfer rate is 30 megabytes per second for each REMA connected to the SIU.	40
45	Each active port of the SIU may include a data interface (DI) and a programmable interface (PI) for an attached device. For example, the HSMX will have a data interface for the high-speed transfer of data and a programmable interface for communication to and from the processor. The LSMX, on the other hand, has only a PI for data transfers and processor control of the LSMX.	45
50	Memory of the I/O system is paged. Therefore, memory addresses may be virtual or paged addresses or absolute addresses. A paged address must be converted by the processor to an absolute address before accessing stored information.	50
55	General Description of Processor	55
	Figure 2 is a functional block diagram of the present processor. Data and instructions from the system interface unit (SIU) are provided at a data in register 10 and processed data is provided to the SIU at a data out register 12. As data is clocked into register 10 a parity check is made and parity errors are noted.	
60	Instructions are placed in a "look ahead" dual read-out register 14 which provides four words of buffering for instructions. An 8-level control store address (CSA) switch 16 provides an address to a control store 18. One level of the CSA switch 16 is provided by the instruction register 14 via a pathfinder unit 92. The control store	60

18 contains microinstructions which control data manipulations, and an addressed microinstruction is stored in a control store register 19.

5 Data from register 10 is loaded into one level of an eight-level "B" switch 20 which, along with a two-level "A" switch 22, provides operands for an adder/shifter network 24. The "B" switch 20 is controlled by a field of the microinstruction in the control store register 19. "A" switch 22 has inputs from dual read-out working registers 26 and from a general register scratch pad 28 via a south pad register 30 (SPB). The dual read-out working registers 26 contain 3 working registers K1 to K3 and a register containing an image of the instruction count (IC) contained in the general register scratch pad. A WRR output from working registers 26 is supplied to "A" switch 22, "B" switch 20, and PSR/PCR registers 42 and 44; and a WRP output from working registers 26 is supplied to the general register scratch pad 28.

10 The adder/shifter network 24 which receives operands from "B" switch 20 and "A" switch 22 performs all of the arithmetic, logical, and shift operations required for address development and instruction execution.

15 A page table word (PTW) scratchpad 34 provides storage of 16 page table words for each of 8 priority on operating levels. A four-level address switch 36 concatenates addresses for either programmable interface commands or read/write memory cycles (either paged or absolute).

20 The output from the adder/shifter network 24 is supplied through a four-level cross-bar switch 38 to result crossbar (R X-BAR) output 40 and thence to data out register 12. The R X-BAR outputs provide simultaneous transfer of the selected input to both the data out register 12 and the working registers 26. Switch 38 also receives inputs from process state register (PSR) 42 and process control register (PCR) 44 through a switch 46, and from the general register scratchpad 28.

25 The main components of the processor will now be described in detail.

#### General Register Scratchpad

30 The general register (GR) scratchpad 28 contains 128 forty-bit registers. Each register contains 4 nine-bit bytes with a parity bit per byte. Data written into the scratchpad comes on the WRP output from one of the four working registers of the dual readout register bank used to implement the working registers 26. Registers included in the scratchpad are, for each level, a process state register (PSR), an instruction counter (IC) register, a page table base register (PTBR), and thirteen general registers (GRS), some of which are used as index registers (XRS). The seven bit address for the scratchpad is generated in a one-of-eight scratch pad address switch (SPA) 32. The switch control inputs are wired to the Control Store register (CSR) 19. The most significant three bits of the address define one of eight levels and the least significant four bits define one of sixteen registers within that level. For six of the eight positions, the level LEV is supplied by Active Interrupt Level (AIL) lines from the SIU. The eight address sources feeding switch 32 are as follows:

35 0) Seven bits (K2-8) of the constant field of the CSR which allows addressing any register in any level.

40 1) The AIL lines and four bits (KS-8) of the CSR constant field which allows addressing any register in the current level.

45 2) The WRR output of the dual readout working registers bits 29-35. This allows a working register to provide an address for either initialization or software addressing.

50 3) The AIL lines and bits 19-22 of the current instruction. This provides an XRS read address for second level indexing.

55 4) The AIL lines and bits 14-17 of the current instruction. This provides an XRS1 read address for first level indexing.

55 5) The AIL lines and bits 9-12 of the current instruction. This provides a GR1 read address for operand access.

60 6) The AIL lines, bits 0-2 of a Write Address (WA) register 48, and a wired logical 1 for the least significant bit. This provides an odd address of an even/odd pair read or write instruction.

65 7) The AIL lines and bits 0-3 of the WA register. This provides an address for all software writes into a GR at the current level. This includes GR loads and returning execution results to the destination GR.

60 The output of the scratchpad goes through a one-of-two switch 51 into the SPB register 30 which feeds the Result Crossbar R X-BAR 38. Switch 51 allows operations on a GR and a working register or on two working registers by loading the contents of either into the SPB register. Switch 51 is controlled by an SP control field in the CSR 19.

The Write Address (WA) register 48 can be loaded from either bits 9-12 or 14-17 of the current instruction. This provides an address for loading a General Register (GR) or returning a result to a GR. This is necessary since the GR address in the instruction being executed is no longer available out of the dual readout instruction register once the IC is updated. The GR address is therefore saved in register WA and used for a write operation by setting a Write (W) flip/flop, associated with register WA, which, resets on the first clock after it is set unless a WA control field in the CSR once again sets it (two word load of the GR). A GR scratchpad write clock is generated on all clocks occurring while the W flip-flop is set unless WA=0.

SPB register 30 is a forty bit register (four nine-bit bytes including a parity bit per byte). It provides buffering for words read out of the scratchpad. Parity is checked for the data in the SPB register. The SPB register load clock is controlled by a CSR SP control field.

#### A and B Operand Switches

The A and B operand switches provide the two operands for the Adder/Shifter network. A switch 22 selects either the SPB register or the WRR output of the dual readout working registers. The selection is controlled by a bit in CSR 19. However, the control is forced to select WRR if the W flip-flop is set and if the address in the WA registers is equal to the contents of XRI1. This causes the new values of GR1 or GR2 to be used if the previous instructions modified them. The switch output is forced to logical 0's if the DL position (see below) is selected in B switch 20 and no indexing is called for (XRI=0).

B switch 20 selection is controlled by a three bit field in CSR 19. However, the least significant bit from the B switch is forced to logical 1 if the DL position is selected and if second level indexing is required (bit 18 of the instruction=1). The eight switch positions are formatted as follows:

0) Bits 0-19 from the B switch are all equal to IRSW 19, i.e. bit 19 of the IRSW (instruction register switch) 80 output. Bits 20-35 are wired to IRSW 20-35. This is the displacement field for either first level or no indexing.

1) Bits 0-23 are equal to IRSW 23. Bits 24-35 are wired to IRSW 24-35. This is the displacement field for second level indexing.

2) Bits 0-30 are equal to IRSW 8. Bits 31-35 are wired to IRSW 9-13. This is the short immediate value, i.e. an immediate operand value given by the instruction itself.

3) Bits 0-17 are equal to IRSW 8. Bits 18-35 are wired to IRSW 18-35. This is the long immediate value.

4) This position selects the WRR output of the dual readout working registers.

5) Bits 0-31 are logical 0's. Bit 32 is equal to the most significant bit of the CSR constant field. This provides the number 8 for incrementing the IC to point to the next even/odd instruction pair (8 bytes) in memory. Bits 33 and 34 are together equal to the length in bytes of the current instruction word if the two most significant bits of the CSR constant field are 0's (10 for a 2-byte word and 01 for a 1-byte word). Bit 35 is equal to the carry bit in the PSR if the next to most significant bit of the CSR constant field is 1.

6) Bits 0-26 are 0's. Bits 27-35 are wired to the CSR constant field.

7) This position selects the SIU Data In (DI) register.

#### Adder/Shifter Network

A detailed block diagram of the Adder/Shifter network is shown in Figure 4. An Adder-Logical Unit (ALU) 60 executes 36 bit arithmetic and logical operations. It also provides the transfer path for either the A or B operands to the R X-BAR via a switch 62. The ALU operations are controlled by ALU/Shift input bits in the CSR. The ALU mode is controlled by the least significant bit of the PSR/PCR control bits in the CSR.

A Shifter 64 executes shifts of 0 to 36 bits. Two input switches 66 and 68 provide the data to be shifted, and right shifts can be executed with the option of inserting either zeros or a sign bit. Left shifts are executed by inhibiting the Right switch (logical zero) and selecting the A operand in the Left switch. A shift count is then generated equal to 36 minus the number of bits to be shifted left. Right shifts are executed by selecting the A operand in the Right switch and either zeros or the sign in the Left switch (zeros are generated by inhibiting the switch output).

The shift is executed in two ranks. The first rank executes mod 4 shifts and the second rank shifts 0, 1, 2, or 3. (A nine bit shift would be executed by shifting two in the first rank and one in the second rank). Bits 0-3 of the output of a shift count

switch 70 are wired to the shift control inputs of the first rank and bits 4-5 are wired to the least significant two bits of the second rank with the most significant two bits of the second rank wired to logical zeros.

The shift count switch 70 is controlled by the most significant three bits of the CSR constant field. The positions are as follows:

0) This position selects the difference between 36 and the least significant 6 bits of the output WRP of the dual readout working registers 26. This position is used for left shifts.

1) This position selects the least significant 6 bits of the output WRP of the dual readout working registers. This position is used for right shifts.

2) This position is wired to the least significant 6 bits of the CSR constant field. It is used for shifts when the shift count is defined by the control store.

3, 4, and 5) These three positions are wired to the bits 18-23, 24-29, and 30-35 (fields F1, F2, and F3); of the current instruction. They are selected to execute extracts, inserts, and conditional set/reset bits.

6) This position generates the number 27, 18, 9, or 0 when WRP 34-35 is equal to 00, 01, 10, or 11. It is used for extracting a byte from a word as a function of the byte address.

7) This position generates the number 9, 18, 27, or 0 when WRP 34-35 is equal to 00, 01, 10, or 11. It is used for positioning a byte into the proper zone as a function of the byte address.

The ALU/Shifter output switch 62 selects the ALU, Shifter, or 32 bit Store/Load outputs as follows:

0) This position selects the Shifter output.

1) This position selects the ALU output.

2) This position converts a 36 bit word from a GR to a 32 bit format for a Store 32 operation.

3) This position converts a 32 bit format to a 36 bit word prior to loading into a GR for a Load 32 operation.

This switch is controlled by ALU/Shifter output switch bits in CSR 19. It provides one of the inputs to the R X-BAR. A Condition Code (CC) is generated from the switch output.

#### PTW Scratchpad

The Page Table Word (PTW) scratchpad 34 provides storage for 16 PTW's for each of the eight levels (128 PTW's). The output of the B operand switch 20 provides write data into the scratchpad and the write clock is controlled by a bit in the CSR.

A PTW scratchpad address is generated from either the least significant 7 bits of the WRP output of the working registers 26 or the level and bits 21-24 of the WRP output. The first position is for initialization and GR to PTW transfer. The second position is for reading/loading PTW's while paging addresses and loading missing PTW's. The address selection is controlled by a bit in the CSR.

Each byte of the PTW scratchpad output is parity checked. The PTW scratchpad output provides input data to two of the four positions of address switch 36. If the PTW scratchpad output is selected by the Paged position of the address switch the following checks are made to determine if the PTW is valid (the priority of the checks for declaring faults is in the order shown):

1) Bits 30-35 of the PTW are compared to the contents of a Key register 72. (The Key register identifies the process with which the PTW is associated and is loaded with bits 30-35 of WRP each time GR 15 is loaded).

2) Bits 27-29 of the PTW are compared with bits 18-20 of WRP. This is to verify that the correct PTW is resident in this PTW scratchpad location. (0, 16, 32, etc. all reside in the same scratchpad location).

3) The next check is to see if the page is resident in R/W memory. A zero in PTW bit 6 indicates that the page is not resident in R/W memory.

4) If the first three checks pass, bits 4-5 of the PTW are compared with the type of operation being initiated. A data read is always legal. An instruction fetch requires bit 4 to be 1 while a write requires bit 5 to be 1.

If the PTW in the scratchpad fails any of the above checks, it will be accessed from a Page Table in R/W memory and checked again prior to causing an exception.

#### Address and Steering Switch

An address word for either the R/W memory or the Programmable Interface is generated in the address switch 36. The switch is controlled by address switch control

bits in the CSR. If the paged position is selected and the PSR reflects the absolute address mode, the absolute position of the switch will be forced so that paging is bypassed. The four positions are as follows:

5 0) This position generates a paged address to R/W memory. Bit 0 equal to zero defines a R/W address. Bits 1—3 are provided by ZAC (memory command control) bits in CSR. Bit 4 is equal to zero. Bits 5—8 are zone bits and are generated as a function of the R/W memory operation. Reads cause zeros, word or double word writes cause ones, and byte writes cause ones in the byte positions to be written. Bits 9—24 are equal to PTR bits 9—24 from the PTW scratchpad, which is the page base address. Bits 25—35 are equal to WRP 25—35 which is the page relative address. When this position is selected, the WRP output of the working registers must reflect the unpaged address.

10 1) This position generates a R/W memory address when no paging is required. It can be selected by the CSR or will be forced if position 0 is selected and the PSR reflects the absolute address mode. Bits 0—8 are the same as position 0. Bits 9—35 are equal to WRP 9—35 which must be equal to the absolute memory address when this position is selected.

15 2) This position generates a Programmable Interface (PI) command word. Bit 0 equal to one defines a PI command word. Bit 1 is supplied by the CSR ZAC field. Bit 2 is equal to bit 9 of the PSR and defines whether the current program can alter certain external registers. Bit 3 is equal to the processor number supplied by the SIU. Bit 4 is equal to zero. Bits 5—8 are equal to PSR bits 4—7 and define the port within the multiplexer. Bits 9—35 are equal to WRP 9—35 and must be equal to the absolute address generated for either reading or writing external registers.

20 3) This position provides a path for reading a PTW from the scratchpad. Bits 0—3 of the address switch are modified to reflect the R/W memory steering during loading of absolute addresses into GRS. This requires bits 0—3 to reflect PTR bits 0—3 if paged and WRP 0—3 if in absolute address mode. This would be enabled due to position 0 of the address switch being selected and no R/W memory cycle being initiated by SIU request control bits in the CSR.

25 30 A 6-bit steering control word provides the SIU steering for either a R/W memory cycle or a Programmable Interface command. It is controlled by the address switch control bits in the CSR. The steering control word is generated for R/W memory as follows:

35 Bit 0: This bit equals 0 for R/W memory.

40 Bit 1: This bit defines local or remote memory. It is equal to PTW bit 0 if paged or WRP bit 0 if absolute.

45 Bit 2—4: These bits are the memory steering bits. The initial value is equal to PTW bits 1—3 if paged or WRP bits 1—3 if absolute. This is also the final value if bit 1 defines remote memory. When bit 1 defines local memory, bits 2 and 3 define the local memory port and steer addresses to a ROM in the local memory controller. The final value of bit 2 is equal to the Exclusive OR of the initial value and the Local Memory Port Specifier (LMPS) line from the SIU. The final value of bit 3 is equal to the Exclusive OR of the initial value and the PCR ROM bit if the initial value is zero.

50 Bit 5: This bit defines a single or double word memory cycle. It is equal to bit 1 of the CSR ZAC field.

55 Bit 6: This bit defines a read or write cycle. It is equal to bit 0 of the CSR ZAC field.

60 The steering control word is generated for a PI command as follows:

Bit 0: This bit equals 1 for a PI command.

Bit 1—4: These bits define the SIU port to which the PI command is directed and equal bits 0—3 of PSR.

Bit 5—6: These bits are the same as for a R/W memory cycle and are generated in the same way.

The steering control word is clocked into a steering register (not shown) in the SIU each time a memory cycle or a PI command is initiated.

#### Result Crossbar

The Result Crossbar (R X-BAR) 38 provides simultaneous transfer of its inputs to both the Data Out and Working registers. A third output is wired to a display panel and provides a path to display the contents of most of the IOP registers. The output to the working registers is controlled by Write Address bits in the CSR and can select any of the four working registers. The output to the data out register 12 is controlled by a data out Write Address bit in the CSR and can select either the

ALU/Shifter Output switch or the Address switch. However, this output can be forced to select the PSR/PCR input if a selection line from the SIU is activated. The four inputs to the result cross-bar switch are as follows:

- 5 0) ALU/Shifter Output switch
- 1) Address Switch
- 2) PSR/PCR Switch
- 3) SPB Input Switch

### Working Registers

The four working registers are contained in the dual readout register bank 26. Register 0 contains the current instruction Counter (IC). (An image of the IC is also maintained in the current level's GRL of the GR scratchpad). Registers 1, 2, and 3 are working registers for instruction execution. They are labeled R1, R2, and R3.

The two working register outputs are labeled WRP and WRR. WRP is used to access PTW's from the PTW scratchpad and for R/W memory address generation and supplies the output from the selected working register to both the GR scratchpad and the SPB register. The selection of a register to WRP is controlled by WRP bits in the CSR. WRR is used to provide operands to the A and B operand switches and the inputs to both the PSR and PCR registers. The selection of a register to WRR is controlled by WRR bits in the CSR.

20 controlled by write bits in the CSR.  
The working registers can be loaded from any of the crossbar switch 38 inputs. The register to be loaded and the write clock are controlled by register select and write enable bits in the CSR.

There is no restriction on the registers selected for the read and write operations. They can be three different registers or they can all be the same one.

25 PSR/PCR

The Process State Register (PSR) 42 is kept outside the GR scratchpad since it is continuously monitored and updated. It is loaded from the WRR output of the working registers. A write clock is generated for the PSR each time a master mode program loads GR0 (GR0 written using the WA address) or the PSR/PCR control bits in the CSR define a write PSR operation.

The entire PSR is loaded during a master mode load of GRO, the execution of an Exception from an Exception Control Block (ECB), or the execution of certain other instructions. When an interrupt is executed, the steering from an Interrupt data word is inserted into the PSR from an Interrupt Control Block (ICB) prior to loading.

35 word is inserted into the PSR from an interrupt. A condition code (cc), a carry (c), and a process timer are continuously updated. The cc is loaded each time an instruction is executed requiring a cc update. C is loaded with the carry output of the ALU each time the cc is loaded and the ALU is in the arithmetic mode. The process timer is decremented each time the Timer Ticker cycles through 0. The Timer Ticker is an eight bit counter which counts on all system clocks. The Timer Ticker is also used to detect an operation not complete or lock up exception as described in the section on exceptions.

40

The Process Control Register (PCR) is common to all levels. It is loaded from the WRR output of the working registers (not all bits are loadable). A write clock is generated for the loadable bits when the PSR/PCR control bits in the CSR define a write PCR operation.

45 a write PCR operation.  
Bits 18–19 and 28–34 are loadable. Bits 0–16 are set when a defined condition occurs and are reset by a set/reset control bit in the CSR. Bits 23–26 are provided for software to read.

50 provided for software to read.

The PSR/PCR switch 46 feeding the R X-BAR selects a register to be loaded into one of the working registers. This switch is controlled by the PSR/PCR control bits in the CSR but is forced to select PCR if the DPCR line from the STU is activated.

IC is updated. All fields of the instruction word must therefore be used or saved (WA) prior to updating the IC.

The IR 14 is loaded each time a new value is loaded into the IC due to an interrupt, exception, branch, etc, or each time a CIR address crosses over a two word boundary when the IC is updated by the current instruction length. The instruction access control is described below for the two conditions 1) entering new procedure and 2) incrementing through current procedure. In both cases the instruction fetches are double precision memory cycles and the addresses are paged unless the PSR defines absolute mode.

1) The double word instruction fetch is initiated and the IR write address loaded at the same time as the value of the IC is updated. The IR write address is loaded with 00 if IC 32=0 or 10 if IC 32=1. (The CIR and NIR addresses are loaded when the new IC value is loaded). When the first word is available from memory, it is written into IR and the least significant bit of the write address is set to 1. This causes the next memory word to be written into the second word of the pair (IR write address 01 or 11). The IC value plus eight (bytes) is then used to initiate another double precision memory read using the paged (if required) address. The IR write address is updated to the next two words (10 if IC 32=0 or 00 if IC 32=1) and a test is made to see if instruction execution can begin or if instruction execution must wait for the memory cycle to complete. The test is on bit 33 of the IC. If the test indicates that the new procedure is being entered at the last half word of a two word pair (33, 34=1, 1), the instruction execution must be delayed until the data is available from the second double precision memory read to guarantee that the IR contains a full instruction word.

2) The execution of each instruction includes an update of the IC by that instruction's length. If this update causes the IC to pass over a two word boundary (old IC 32≠new IC 32), the two word area of the IR that was just finished (old IC 32 value) is loaded with a new instruction. The new IC value plus eight (bytes) is used to initiate a double precision memory read using the paged (if required) address. The IR write address is updated to point to the IR area available. When the two words are received, they are written into the two word area as described above.

#### Control Store Addressing and Sequencing

A Control Store Address is generated by the CSA switch 16. The first four positions of the CSA switch are controlled by the CSA switch control field in the CSR. The CSA switch control can select the Next Address Register (NA) 82, the Return Address Register (RA) 84, the Execution Address Register (XA) 86, or the output of the Standard Sequence decode network (SS) 88. (The SS decode network 88 may be combined with pathfinder unit 92 to provide both standard sequence and execution addresses to control store 18). The Exception/Interrupt position is forced when an exception or interrupt exists. The two PTW miss positions are forced when a PTW miss is detected. The constant position is selected when the Branch control field in the CSR calls for a branch to a constant address.

NA is loaded on each execution clock by the sum of the CSA switch 16 output plus one plus a conditional skip constant from unit 90. If no skip is called for by the CSR skip control field, NA is loaded with the address of the microinstruction immediately following the one being accessed (i.e., the clock that loads the microinstruction at address M into the CSR loads the address M+1 into NA). If a number of microinstructions are to be conditionally skipped, the CSR skip control field can specify that a skip be executed with the CSR constant field defining the condition to be tested and the number (1 to 7) of microinstructions to be skipped. The sequence for a skip is as follows: a microinstruction at M calls for a conditional skip, the execution of this microinstruction loads M+1 into the CSR and loads the address of M+1+SKP into NA. SKP=0 if the skip is not satisfied and equals the skip count defined in the least significant three bits of the CSR constant field if satisfied. The skip is inhibited if any of the last four positions are selected in the CSA switch.

The conditions that can be tested for skip execution are defined by bits 3-5 of the CSR constant field. WRR 35, WRR 0, WRR 33 and the carry bit in PSR need to be tested for zero or one. The PSR cc field will be tested for zero, one, two, or three. Bits 1-2 of the CSR constant field are used to define the test. The conditions to be tested are as follows:

- 0) WRR 35=K2 if K1=1 WRR 0=K2 if K1=0
- 1) Carry bit in PSR=K2
- 2) WRR 33-34=K1-2
- 3) Address syllable (AS) with IRSW 18=0

4) PSR cc field has corresponding bit in IRSW CF field  
 5) PSR cc field = K1-2  
 6) IRSW 7=WRRO if K1=0 IRSW 7=K2 if K1=1  
 7) Higher Level Interrupt Present (HLIP) or Level Zero Interrupt Present (LZP) line from SIU if K2=0. Level Zero Interrupt Present line from SIU if K2=1.

The RA register 84 is loaded from the NA register 82 whenever the Load RA bit is on in the CSR.

The XA register 86 is loaded from the pathfinder unit 92 output each time the SS position is selected in the CSA switch. The use of the pathfinder unit will be described below. Its output is a control bit and an eight-bit address. The address is used to address the upper 256 words of Control Store (address bit zero is forced to 1 in the XA position of the CSA switch).

The execution of a software instruction is in two phases. The first phase is a microinstruction sequence common to a group of instructions. The second phase is a microinstruction sequence (which is only one microinstruction in most cases) unique to the specific software instruction being executed. After completing the second phase, the common phase of the next instruction would be entered (in some cases, the second phase may return to the common phase via RA register 84 for a few additional common steps prior to entering the common phase of the next instruction).

The operation code of IRSW 80 provides the pathfinder unit address and an input to the Standard Sequence decode network 88. The Standard Sequence decode network generates the Control Store address of the start of the microinstruction sequence common to the group of instructions containing this one. (This sequence is referred to as a standard sequence). The location in the pathfinder unit addressed by the operation code contains the address in Control Store where the unique sequence for this instruction starts. The instruction is then executed by branching to the Standard Sequence address, executing the common steps, branching to the unique sequence address in XA register 86, executing the unique sequence, updating the Instruction Count (IC) so that the next instruction's operation code is enabled out of IRSW, and repeating the above sequence by branching to the new Standard Sequence.

The interrupt answering, exception processing, and PTW missing sequences are entered by forcing the corresponding position to be selected in the CSA switch 16. Interrupts are executed at the completion of software instructions. If the Higher Level Interrupt Present (HLIP) (not inhibited) or the Level Zero Interrupt Present (LZP) lines from the SIU are active when the SS position of the CSA switch is selected by the CSA switch control bits in the CSR, the CSA switch control logic is forced to select the Exception/Interrupt position. This causes the interrupt answering sequence to be entered rather than the next instruction's standard sequence. (The Exception/Interrupt position reflects the address of the interrupt answering sequence at this time).

Missing Page Table Words (PTWs) cause immediate entry into the PTW missing sequence. Either the operand or the instruction missing position is forced by the CSA switch 16 control logic during the clock period immediately following the paging step. The return from either sequence is to the standard sequence decoded from IRSW. This causes the instruction that was being executed to be started over again. Therefore, the microprogram will not do anything prior to the PTW missing detection that can't be done again. A flip/flop is set when the PTW miss is detected that stays set until the address is once again paged. A miss the second time through causes an exception as defined below.

The exceptions fall into two categories. The first type causes an immediate entry into an exception processing sequence. The second type does not affect the CSA switch 16 control logic until the next instruction's standard sequence is entered. Both types cause the Exception/Interrupt position in the CSA switch 16 to be selected and set the corresponding bit in the PCR register 44.

The first category of exceptions is operation not complete, Page faults, Page not resident, and illegal instructions. They all must be serviced as soon as they are detected since continuation of instruction execution is impossible. The second category is process timer run out, overflow, lockup fault, and address misalignment. Divide check is handled by a test and branch if divisor is zero. They all indicate fault but do not need to be immediately serviced and can wait until the start of the execution of the next instruction.

#### Control Store Register

The Control Store Register (CSR) 19 contains the microinstruction being executed. Provision is made for a remote CSR register, as indicated.

There is a one of four position switch 94 supplying the input to the CSR. The four positions of the CSR input switch are as follows:

0)1) These positions are the inputs from the ROM chips on the Control Store substrates, the first 256 locations and the second 256 locations respectively.

2) This position is the input from the maintenance panel.

3) This position reflects the local CSR. It is used to reload the remote CSR bits when the maintenance panel switches are used to display data.

Data is displayed in the I/O system by simulating the CSR with maintenance panel switches. When the outputs of the switches are fed through the CSR input switch 94, a signal is generated causing the remote CSR to be loaded with the micro-instruction simulated by the switches. The old contents must be reloaded when the display of the register is completed. This is accomplished by selecting position 3 for one clock period prior to switching back to position 0. A block diagram of the input to the local and remote CSR is shown in Figure 3 with a timing diagram for reloading the remote CSR after using the maintenance panel switches for display.

The format of the CSR is as follows:

0	Clock NA into RA	5
1	Execute SKIP (K1—2=test, K3—5=condition, K6—8=skip count)	10
2	Branch to K0—8	15
3—4	WR write address	20
00	=write IC (Load WA if Write WR)	25
01	=write R1 in bank 26 (set W if Write WR and CSA=SS)	30
10	=write R2	35
11	=write R3	40
5	Wait for Accept Read Data from STU	45
6—7	X-BAR address for output to bank 26	50
00	=Adder/Shifter Output switch	55
01	=Address switch	60
10	=PSR/PCR switch	65
11	=SP (scratchpad) Output switch	70
8—9	Condition Code (CC) Control	75
00	=NOP (no operation)	80
01	=Load Arithmetic	85
10	=Load Logic	90
11	=Load Parity of SPB Least Significant Byte	95
10	Write PTW Scratchpad	100
11—13	ZAC for R/W memory cycle (bits 1—3 of R/W address switch positions 0 and 1)	105
OX	=Read	110
IXX	=Write	115
XOX	=Single precision	120
XIX	=Double precision	125
14	Set/Reset bit defined by CSR41—44	130
15—17	SIU Request Type	135
000	=NOP	140
001	=Interrupt Data	145
010	=Release and Interrupt Data	150
011	=Memory or Programmable Interface Data (PI if 19—20=10)	155
100	=Byte Read or Write (Byte address, R/W Zone if write)	160
*101	=Instruction Fetch	165
*110	=Instruction Fetch if CIR0=IRW0	170
**111	=Instruction Fetch if SKIP test satisfied or if CSR1=0	175
18	PTW Scratchpad address	180
0	=Extended Read/Write from WRP	185
1	=Current level PTW Read/Write from Effective Address	190
19—20	Address Switch Control	195
00	=Paged address (control logic forces 01 if PSR 10=1)	200
01	=Absolute address	205
10	=PI address	210
11	=PTW scratchpad 0—35	215
	*These codes cause an instruction PTW missing sequence if a page fault is detected.	220
	**This code causes an operand PTW missing sequence if a page fault is detected.	225

21	Write WR	
22-23	CSA switch control (first four positions) 00=Next Address register (NA) 01=Return Address register (RA) 10=Execution Address register (XA) 11=Standard Sequence Address	5
24-25	WRR read address	
26-27	WRP read address 00=IC 01=R1 10=R2 11=R3	10
28	A Operand Switch 0=SPB 1+WRR	15
29-30	PSR/PCR control & ALU Mode 00=Read PSR or Logical Mode 01=Read PCR or Arithmetic Mode 10=Write PSR	15
31-32	11=Write PCR Adder/Shifter Output switch 00=Shifter 01=ALU	20
33-35	10=Store 32 11=Load 32 B Operand switch 000=DL (position 0, DL, of switch 20) 001=DS 010=IS 011=IL	25
36-44	100=WRR 101=8, Word length, or Carry 110=Constant K0=8 111=DI Constant K0=8 This field is also used for mutually exclusive control 36-37=8/WL/CY control 00, 8/WL/CY=IRSW Instruction word length 01, 8/WL/CY=PSR Carry bit 10, 8/WL/CY=8	35
36-38	36-38=Shift Count Switch 70 control 000 Left shift 001 Right shift 010 CSR Shift Count (39-44)	40
45	011 Instruction F1 field 100 Instruction F2 field 101 Instruction F3 field 110 Byte load 111 Byte Store	45
39-44	39-44=CSR Shift Count 36-44=CSA switch branch address	50
37-38	37-38=SKIP test value for conditions tested for multiple values	
38	38=WA input switch Control (0=GR1 1=GR2)	
39-41	39-41=SKIP test condition 0000 WRR35=CSR38 if CSR 37=1 WRR0=CSR38 if CSR 37=0 001 PSR 13 (carry)=CSR38 010 WRR33=CSR38	55
42-44	011 IRSW 14-35 contains Address syllable and bit 18=0 100 irrelevant 101 PSR CC field=CSR37-38	
60	110 IRSW7=WRR0 if CSR37=0 IRSW7=CSR38 if CSR37=1 111 SIU HLIP line active and not inhibited or LZP active 42-44=SKIP count 38-44=GR scratchpad total address	60


	41—44 = GR scratchpad address per level	
	41—44 = Set/Reset bit address	
5	0000 Reset Halt Mode	5
	0001 Set Halt mode	
	0010 Reset Inhibit Interrupt mode	
	0011 Set Inhibit Interrupt mode	
	0100/0101 Reset PCR Exception Storage	
	0110/0111 Not Defined	
10	1000/1001 Invert Data Out, Steering, and Interrupt Data Parity	10
	1010/1011 Invert GR Parity and inhibit GR SP write clock conditionally	
	1100/1101 Inhibit GR SP write Clock conditionally	
	1110/1111 irrelevant	
15	45—48 ALU Control/Shift Input switches Control	15
	45—48 = ALU operation (CSR30=mode)	
	45—46 = Left Shift Input switch	
	00 A Operand switch	
	01 Sign of Right Shift Input Switch	
	10 Zeros	
	11 Ones	
20	47—48 = Right Shift Input switch	20
	0X Zeros	
	10 B Operand switch	
	11 A Operand switch	
25	49—50 GR Scratchpad Control	25
	00=NOP	
	01=Write GR scratchpad	
	10=Load SPB from GR scratchpad	
	11=Load SPB from WRP	
30	51—53 GR Scratchpad Address	30
	000=CSR scratchpad total address (CSR38—44)	
	001=CSR scratchpad address per level (All, CSR41—44)	
	010=Extended Read/Write address from WRR	
	011=Current level XR2	
	100=Current level XR1	
	101=Current level GR1	
	110=Odd register of pair addressed by WA in current level	
	111=WA address in current level	

#### Data Formats

Format of data in storage—an address defines the location of a nine-bit byte, which is the basic element of data in storage. Consecutive bytes are defined by consecutively increasing addresses. A word is a group of four consecutive bytes. The location of a group of bytes is defined by the address of the leftmost byte. A group of bytes is halfword, word, doubleword, or quad-word aligned if its address is an integral multiple of two, four, eight, or sixteen, respectively. Instructions in storage must be halfword aligned. Word-length operands must be word-aligned, and doubleword operands must be doubleword aligned.

Numeric Data—Numeric data has only one form—fullword integers. The radix point is assumed to be to the right of the least significant bit. Negative numbers are represented in two's complement form. The location of a data word is defined by the address of the leftmost byte, and the data word must be word aligned.

32-Bit Operations—Interfaces that connect the IOP system to machines with a 32-bit word length should pack the 32-bit data as shown, eight bits right-justified within each nine-bit byte:



55 This packing permits bytes to be addressed using the normal IOP system byte addressing. Special instructions (LD32, ST32) are provided to convert 32-bit numeric data from this form to a 36-bit, right-justified, sign-extended form, and back.


#### Register Formats

General—Visible registers are those processor registers which can be accessed


with processor software instructions. The following constitute the visible registers of the IOP system:

5	a. Process State Register	(PSR)
	b. Instruction Counter	(IC)
	c. Page Table Base Register	(PTBR)
	d. General Registers	(GR's)
	e. Control Block Base Register	(CBBR)
	f. Process Control Register	(PCR)

10 The PSR, IC, PTBR and GRs are held in scratchpad 28 as sixteen 36-bit registers and are assigned as shown: 10



Process State Register (PSR)—The Process State Register holds information essential to the control of the current process. It has the following format:



15 Steering [0:8]—Steering inserted to identify interrupt source.  
P[8:1]—Privilege. Master (0) or Slave (1) Mode.  
R[9:1]—External Register. Certain non-IOP/P registers cannot be altered if this bit is set.  
A[10:1]—Address Mode. Absolute (0) or Paged (1) Mode.  
CC[11:2]—Condition Code. Meaning of the condition code is given for each IOP/P instruction.  
In general, the correspondence is:

25	Result=0	CC<0
	Result<0	1
	Result>0	2
	Overflow	3

25 C[13:1]—Carry bit out of adder. Carry (1) or No Carry (0) resulting from execution of instructions using arithmetic functions of the adder. (Add, subtract, multiply, divide, compare and negate).  
30 Process Timer [14:22]—A timer which is decremented periodically while the process is active. A process timer runout exception occurs when the timer value reaches zero. The timer is decremented once every 512 processor cycles. For a cycle time of 80 nanoseconds, this results in a minimum value of about 40 microseconds, and a maximum value of 2.67 minutes of the timed interval.

35 Due to the frequency of access to the PSR, either for modification or reference, the actual value for the current process is held in a special register outside the general register scratchpad. For performance reasons, changes in the register are not reflected in GR<sub>0</sub>. This scratchpad location assigned to the PSR is used only to safestore the current PSR value in the event of an interrupt.

40 Instruction Counter (IC)—The Instruction Counter holds the address of the current instruction. Since instructions must be half-word aligned, the least significant bit is always zero. The IC is held in GR<sub>1</sub>, and it has the following format:

IC	0	1	3	4	8	9	35
(GR1)	L/R	S	RFU		IC		

L/R[0:1]—Local/Remote. Specifies Local (0) or Remote (1) memory.  
 S[1:3]—Steering. Specifies which remote memory for remote memory references.  
 RFU[4:5]—Reserved for Future Use.  
 IC[9:27]—The (byte) address of the current instruction.

Page Table Base Register (PTBR)—The Page Table Base Register points to the page table used to provide paged address relocation for the current process. It may be loaded only in master mode. The PTBR is held in GR15, and it has the following format:

PTBR	0	1	3	4	8	9	29	30	35
(GR15)	L/R	S	PROG	PAGE TABLE BASE		KEY			

L/R[0:1]—Local/Remote.  
 S[1:3]—Steering.  
 Prog. #[4:5]—Program Number. A field which may be used by the software to provide additional program identification. This field is ignored by the processor hardware.  
 Page Table Base[9:21]—This is the absolute address of the base of the table of Page Table Words for this process. Since the address is filled to 27 bits by adding six zeros at the right, page table addresses must be congruent to 0 mod 64 (bytes).  
 Key [30:6]—The key is a process identifier used to associate Page Table Words with processes.

General Registers (GRs)—The remaining 13 registers GR<sub>0</sub>—GR<sub>12</sub> are general registers. Their contents may be used as source or destination operands, or as first or second-level address modifiers.

General Registers are used in even-odd pairs by some instructions. For these instructions, the GR number must be even and the odd register of the pair is the next higher numbered register. For example, if the even GR specified is 4 the odd register is 5.

Control Block Base Register (CBBR)—The Control Block Base (CBB) is an absolute address which points to the base in memory of the Exception Control Block (ECB) and Interrupt Control Block (ICB) tables. These tables are defined below.

The Control Block Base Register is actually held in the scratchpad location assigned to GR<sub>0</sub> for the highest priority process level. Two CBB values, a primary and a secondary, are held in the register, which has the following format:

0	1	3	4	10	11	12	14	15	19	20	35
L/R	S	CBB2	L/R	S	RFU		CBB1				

Secondary CBB Primary CBB

The Primary CBB is used for all exceptions, and for all interrupts except those associated with local memory errors. When used, the primary CBB is aligned as shown:

Primary CBB

1	3	4	8	9	24	25	35
L/R	S	RFU		CBB1	000	00000000	

This alignment permits the location of the bases of the ECB and ICB tables on any 512-word boundary in any memory.


The secondary CBB is invoked for interrupts due to local memory errors. When used, the secondary CBB is aligned as shown:

Secondary CBB

0	1	3	4	8	9	17	18	24	25	35
L/R	S	RFU		000	0000 00	CBB2	00000000 0000			

This alignment permits the location of the bases of the secondary ECB and ICB tables on any 512-word boundary within the first 64K of any memory.

The Exception Control Blocks and the Interrupt Control Blocks are stored as shown below with respect to the CBB:



5 Process Control Register (PCR)—There is one Process Control Register (PCR) common to all levels. It has the following format:

0	8	9	15	16	17	18	19	20	22	23	26	27	28	35
PCR Exceptions	Parity Errors	LZ	R	?	R	R	RFU	PROC	I	INT.	M	M	REQ.	
		F	U	D	M			?	?					

Exceptions [0:9]—Each bit indicates an exception of particular type.  
Parity Error [9:7]—Identifies the point in the processor at which a parity error was detected.


10	L8[16:1]—No responses to level zero interrupt present (LZP). RFU[17:1]—Reserved for future hardware use. T&D[18:1]—T&D Mode. Halt instruction stops processor. All interrupts are ignored.	10
15	ROM[19:1]—ROM bit. Controls access to Read Only Memory. RFU[20:3]—Reserved for future hardware use. PROC # & LEVEL [23:4]—Processor number and level.	15
20	INH[27:1]—Interrupt inhibit bit. INT. REQ. [28:8]—Interrupt request bits. Each bit set indicates a software set interrupt at a level corresponding to the bit position. Request level 7 (Bit 35) is always set. Processor interrupts at levels 0—7 use ICB's 8—15 respectively.	20

## Exceptions

Exceptions are processor-detected conditions which cause automatic entry to an exception processing routine. Exception conditions may be created deliberately, or they may be the result of a programming error or a hardware error outside the processor. Exception conditions are defined as shown below, the correspondence being shown between type and bit positions of the PCR.

PCR Bit	Exception Type
30	0 Operation not complete (ONC). No response on an acceptanc line (ARA or ARDA) from SIU. 1 Page address bounds fault (Key check). 2 Page access fault. 3 Page not resident in memory. 4 Illegal operation (invalid instruction, illegal slave instruction, or illegal slave operation). 5 Process timer run out. 6 Overflow if PSR CC=11, Divide Check if PSR CC=00. 7 Lockup fault (inhibit interrupts for more than 40 $\mu$ s). 8 Address misalignment.
35	
40	Exception conditions are identified by a four-bit exception number. For master mode entry exceptions, this exception number is taken from bits [10:4] of the instruction. In all other cases, the exception number is zero. The exception number is used as an Exception Control Block Number (ECB #) to identify a four-word Exception Control Block (ECB) which points to an exception processing routine. The byte address of an ECB is given by:
45	ECB address = Control Block Base - 16 (ECB # + 1).


The format of each ECB is shown below:



\*A Saving Area Pointer (SAP) for the IOP processor is held in the third word of ECB 0, and a SAP for a second IOP processor is held in the third word of ECB 1 if the system includes the IOP processors. The third words of ECB's 2-15 are not used.

Before an exception processing routine can be entered, essential information about the current process must be safe-stored. This is performed as a part of the processor response to an exception. Since occurrences of exceptions may be nested (i.e., a second exception may occur before completion of processing for the first, a stack is used to provide space for process safestore. The stack pointer is called the Saving Area Pointer (SAP), and it is held in the third word of ECB 0. Multiprocessor systems require a second stack, and the SAP for the second processor is held in the third word of ECB 1.

When an exception is detected, the appropriate Saving Area Pointer is retrieved, and information about the current process is safestored in the stack in the following order:



The Saving Area Pointer is updated accordingly.

The IC stored in the stack points to the instruction following the one in process at the time the exception was detected. The address stored in the first stack location is the last address of interest generated before the exception was detected. It is primarily for exceptions involving addresses, including operation not complete, bounds, access and missing page exceptions.

After this information about the current process has been safestored in the stack, the PSR and PTBR are loaded from the appropriate Exception Control Block, and the address of the Saving Area Pointer use by the processor is loaded into GR<sub>4</sub>. This completes the entry to the exception processing routine.

Upon completion, the exception processing routine must issue a special instruction (RMM) to return to the process in which the exception was encountered. This instruction loads the PSR, IC, GR<sub>2</sub>, GR<sub>3</sub>, GR<sub>4</sub>, and PCR and the PTBR from the stack, and decrements the Saving Area Pointer. If exceptions and RMM instructions do not occur in pairs, the exception processing software must ensure that the stack is properly maintained. There are no checks for errors in software manipulation of the stack pointer, or for stack overflow or underflow.

#### Interrupts

Interrupts are events detected outside the processor which require a processor response. Interrupts in the IOP system may be assigned to one of eight priority levels. Level 0 is the highest priority level, and level 7 the lowest. In order to minimize the time required to answer an interrupt request, the IOP/P provides a complete set of registers for each of the eight levels. When an interrupt causes the initiation of a new process, the current process is left intact in the registers assigned to the current process level. Control may be returned to the interrupted process simply by reactivating that process level. The need to safestore and restore interrupted processes is eliminated, along with the accompanying overhead.

The sixteen registers for each level are held in successive 16-register blocks in the 128-word IOP scratchpad 28. Registers for level 0 are held in scratchpad locations 0-15. Since the PSR for level 0 is never transferred to the scratchpad (level 0 cannot be interrupted), scratchpad location 0 is used to hold the Control Block Base. Communication between registers at different levels is possible only via master mode copy instructions which address the scratchpad.

The IOP System Interface Unit (SIU) constantly monitors both the current process level of the processor and requests for interrupts. Each interrupt request

5 specifies the number of the processor to be interrupted (if the system includes more than one processor), the priority (level number) of the request, and steering to identify the interrupt requestor. This information is held in each module (e.g. HSMX, LSMX, or CMIO) which may request interrupts, and for most modules it can be set using programmable interface commands.

10 When ever an interrupt request is present at a level higher than the current processor level, the SIU raises the higher level interrupt present line to the processor. If several interrupt requests are present at the same level, the SIU determines which request is passed on to the processor on the basis of priorities established by port number.

15 If the current process is not interrupt inhibited, an interrupt request causes the IOP/P to suspend the current process and to accept an interrupt word from the SIU. An interrupt word has the following format:

Interrupt Word	0 1	17 18 19	20 21 22	23 24 25
	N	RFU	0 ICB #	0 STEERING

15 N[0:1]—New. This bit if set indicates that the interrupt is a new one. If not set, the interrupt word is that of a previously interrupted request that is to resume.

20 RFU[1:17]—Reserved for future use. This field must be 0 but will not be checked to ascertain that the field is 0.

25 ICB # [18:9]—Interrupt Control Block Number.

30 STEERING [27:9]—Steering. This field identifies the interrupt requestor.

35 Bits 28 to 31 are generated by the SIU and identify the source module (SIU port number) of the interrupt.

40 To initiate the interrupt processing routine, four registers are loaded from the associated interrupt control block. When the PSR is loaded, the steering field from the interrupt word is inserted into the steering field of the PSR. The other registers, IC, GRI4, and PTBR, are loaded directly from successive words in the ICB.

45 The release instruction (REL) is used to exit processes entered as the result of an interrupt. After a REL the SIU selects for execution the highest priority process waiting for the processor.

50 This process may be one that was previously interrupted, or a new process to be initiated as the result of an interrupt request. At the same priority level, previously interrupted processes have priority over new interrupt requests. Through software loading of the PCR, the processor may present to the SIU an interrupt at any level, 0—7. However, in order to provide a well-defined response to a REL executed at any level, the PCR bit requesting a level-seven interrupt is always set.

55 If a new process is to be entered as the result of a REL, the processor response is similar to that triggered by a normal interrupt, including acceptance of an interrupt word from the SIU and access to an ICB. If a previously interrupted process is to be re-entered, the SIU supplies only the level number and the fact that an old process is to be re-entered. Since the process state at the time of its interruption is intact in the scratchpad, this is the only information required to restart the process.

#### Address Development

45 Addresses generated in the IOP processor may refer to the IOP system local memory, to the central system memory, to IOP registers outside the processor (external registers), to registers in the central system (remote registers), or to locations in one of the IOP/P scratchpads. Regardless of the type of storage to be referenced, address development starts with the calculation of an effective address.

50 Effective Address Development—For most IOP instructions, calculation of the effective address starts with an Address Syllable (AS). If an instruction includes an Address Syllable, the AS occupies the field [14:22] and has the following format:

AS	XR1	0	S	0	
	XR1	1	XR2	S	0

14 17 18 19 22 23 25

Within the Address Syllable fields are interpreted as follows:

55 XR1[14:4]—This field specifies the general register to be used as the first-level index. A value of 0 indicates no first-level indexing.

Index Bit [18:1]—If this bit is 0, no second-level indexing is performed, and the long displacement is used. If the bit is 1, a second level of indexing is performed, and the short displacement is used.

XR<sub>i</sub>[19:4]—If the index bit is set, this field specifies the general register to be used as a second level index.

D[19:17]—If the index bit is not set, D is a 17-bit (long) displacement value which is sign extended to 36 bits.

D[23:13]—If the index bit is set, the 13-bit (short) displacement value D is sign-extended to 36 bits.

10 Certain instructions (BRB format) also reference storage, but do not include an Address Syllable. In this format, the displacement in the instruction word field [19:17] is implicitly relative to the current value of the instruction counter (IC).

In summary, the effective address is a 36-bit sum, calculated from 36-bit addends in one of the following ways:

15 Instructions with an Address Syllable:


No Index	EA = D[19:17] sign-extended
1 Index	EA = (XR <sub>i</sub> ) + D[19:17] sign-extended
2 Indices	EA = (XR <sub>i</sub> ) + (XR <sub>j</sub> ) + D[23:13] sign-extended

Instructions with format BRB:

20 (Implied Index) EA = (IC) + D[19:17] sign-extended.

Memory Reference Operations—All addresses generated by IOP/P memory reference instructions are byte addresses. Interpretation of the effective address depends on the setting of the address mode bit in the PSR.

25 Absolute Addresses—In absolute address mode, the effective address is also the absolute address. It is interpreted as follows:



30 L/R[0:1]—Local/Remote. This bit specifies whether the memory request is to be directed to the IOP (local) memory (0), or to the central system (remote) memory (1).

30 S[1:3]—Steering.

Local Memory References:

For references to local memory, the steering field is interpreted as follows:

Bit 1—Local Memory Port

35 Selection of the local memory port to be used by an IOP processor is normally controlled by a bit in an SIU configuration register. However, the other local memory port will be selected if Bit 1 (the leftmost steering bit) is set.

Bit 2—ROM

40 Steering of local memory requests to the ROM is controlled by the "Exclusive OR" of Bit 2 and the ROM bit (Bit 19) from the PCR. A result of 1 directs a memory request to the ROM. A result of 0 implies a normal local memory request.

Bit 3—Reserved for Future Use

45 Bit 3 is not used for local memory references.

Remote Memory References:

45 For references to remote memory, the steering field is interpreted as follows:

Bit 1—REMA Select

50 Selection of one of two Remote Memory Adapters is controlled by Bit 1.


Bits 2 to 3—REMA Port Select

50 A remote Memory Adapter port is selected by Bits 2—3.

RFU[4:8]—Reserved for Future Use. This field is ignored by the hardware.

A[9:27]—Address. A 27-bit byte address specifying the location of a byte in the memory identified by the Local/Remote and Steering bits.

55 Paged Addresses—In paged mode, an address translation is applied to the effective address to produce an absolute address. The effective address is interpreted as follows:



RFU[0:18]—Reserved for Future Use. This field is ignored by the hardware.  
 PN[18:7]—Page Number. Up to 128 pages are available to each process. The page number is used to locate a Page Table Word (PTW) in the page table for this process.


PRA[25:11]—Page Relative Address. The PRA specifies a byte address within a 2K byte page (512 words).

Referring to Figure 5, the absolute address is developed by concatenating the page relative address and the page base address from the page table word (PTW) specified by the page number. The local/remote and steering fields in the absolute address are also supplied from the PTW.

Absolute Address [0:3]      ←PTW[0:3]  
 Absolute Address [9:16]      ←PTW[9:16]  
 Absolute Address [25:11]      ←Effective Address [25:11]

15 The operation is diagrammed below.      15

The PTW address is computed by adding the page number to the page table base address held in the page table base register (PTBR). A description of the PTBR format is set forth above. The PTW format is shown below:



20 L/R[0:1]—Local/Remote.      20

S[1:3]—Steering.

A[4:2]—Access. This field specifies access privileges for this page:

A	Access Privileges
00	Read
01	Read, Write
10	Read, Execute
11	Read, Write, Execute

R[6:1]—Residence. This bit is set to indicate that this page is present in local memory.

30 RFU[7:2]—Reserved for Future Use.

Page Base Address [9:16]—This field specifies the absolute address of the first word of the page. Paged addresses are formed by concatenating the 16-bit Page Base Address and the 11-bit Page Relative Address.

RFU[25:2]—Reserved for Future Use.

35 PN[27:3]—This field is used to identify PTW's held in scratchpad storage. It must be equal to the three most significant bits of the page number.

KEY[30:6]—The key identifies the process with which this PTW is associated. In this implementation of paged addressing, a scratchpad in the IOP processor may be used as a pseudoassociative memory to hold up to 16 PTW's for the current process. Access of these PTW's is described by the following algorithm:

The PTW in the location addressed by the least-significant four bits of the page number is read from the scratchpad, and the key is compared with the key in the PTBR. If the keys do not match, the PTW is not associated with the current process, and the correct PTW must be fetched from main memory.

40 If the keys match, the most significant three bits of the page number are compared with the PN field in the PTW (the ON field being 3 bits). If the numbers are not equal, the correct PTW is not held in the scratchpad, and it must be fetched from main memory. The access privileges are then checked. If the request is valid, the PTW is used to form an absolute address, and a memory operation is initiated. If not, an exception is generated.

45 When a new PTW must be fetched from main memory, it is read from the address calculated by adding the page number to the page table base address from the PTBR. If the key in the new PTW matches the key in the PTBR, the new PTW is saved in the scratchpad in the location just referenced, and used to complete the absolute address preparation. If the keys do not match, the process has exceeded its address range, and an address exception is generated.

50 Programmable Interface Operations—The Programmable Interface (PI) is used by the IOP to read or write data in control registers in other modules. An address for

Read External and Write External instructions is derived from the sign extended immediate value given by the instruction plus the contents of an optional index register (GR<sub>3</sub>) specified by the instruction. The most significant byte [0:9] of the address is ignored, and the least significant three bytes [9:27] are supplied to the programmable interface. Page relocation is never applied to programmable interface addresses. Interpretation of the address portion of a PI command is left to the addressed device.

#### Instruction Summary

General—This section provides information concerning instruction length, storage location of instructions, and instruction formats.

Instruction Length and Storage Locations—IOP processor instructions are either two or four bytes in length. Bytes of an instruction are stored in consecutive storage locations. The storage address of an instruction is specified by the address of the left-most byte and must be a multiple of two. The entry for each instruction includes a mnemonic code, the instruction name, and the format. All instructions with three-letter mnemonics are halfword instructions, and all full-word instructions have four-letter mnemonics.

General Register-General Register Instructions—Thirteen instructions perform arithmetic or logical operations on operands from the bank of general registers. These instructions have this format:



OP—Operation Code

GR<sub>1</sub>—A four-bit field which specifies one of the GR's as operand one. This register is used to hold the result of those operations which require a result register.

GR<sub>2</sub>—A four-bit field which specifies one of the GR's as operand two. The contents of this register are not changed except where explicitly stated.

Mnemonic	Instruction
CRR	Copy—Register to Register
ADR	Add—Register to Register
SBR	Subtract—Register to Register
MPR	Multiply—Register to Register
DVR	Divide—Register to Register
CMR	Compare—Register to Register
ANR	AND—Register to Register
ORR	OR—Register to Register
XOR	Exclusive OR—Register to Register
CAR	Comparative AND—Register to Register
TPR	Test Parity of Register
ACR	Add Carry to Register
NGR	Negate Register

General Register—Scratchpad Register Instructions—Four instructions cause the transfer of information between processor scratchpads and general registers. These instructions have this format:



OP—Operation Code

GR—A four-bit field which specifies one of the GR's.

AS—Address syllable used to calculate the effective address Y. The least significant seven bits of Y specify the scratchpad register. Other bits in the effective address are ignored.

Mnemonic	Instruction
CRSG	Copy Register Scratchpad to GR
CPSG	Copy PTW Scratchpad to GR
CGRS	Copy GR to Register Scratchpad
CGPS	Copy GR to PTW Scratchpad

General Register—Non-Processor Register Instructions—Four instructions cause the transfer of information between general registers and non-processor registers. These instructions have the following format:



5



5

OP—Operation Code

GR<sub>1</sub>—A four-bit field which specifies one of the GR's.

GR<sub>2</sub>—An optional index register. GR<sub>2</sub>=0 implies no index.

I—An 18-bit immediate displacement which is sign extended with the sign bit S to word length. After performing the optional indexing the resulting address is interpreted as the address of a register outside the IOP/P.

AS—Address syllable used to calculate an effective address Y. This address is interpreted as the address of a register outside the IOP/P.

10

10

Mnemonic	Instruction
RDEX	Read External Register into GR
WREX	Write External Register from GR
RDRR	Read Remote Registers into GR
WRRE	Write Remote Registers from GR

15

15

General Register—Special Register Instructions—Four instructions perform logical operations on the Process State Register and the Process Control Register. These instructions have the following format:



20

20

OP—Operation Code

GR—A four-bit field which specifies one of the GR's.

Mnemonic	Instruction
CPC	Copy PCR to GR
APC	AND GR to PCR
OPC	OR GR to PCR
CPS	Copy PSR to GR

Register-Memory Loads—Eight instruction load general registers from memory. These instructions have this format:



25

25

OP—Operation Code.

GR—A four-bit field which specifies a GR to be loaded.

AS—Address syllable used to calculate the absolute address X.

Mnemonic	Instruction
LDMG	Load Memory to GR
LDBG	Load Byte to GR
LCMG	Load and Clear Memory to GR
L2MG	Load 2 Words Memory to GR
LAMG	Load Absolute Memory to GR
LD32	Load from 32 Bit Format
LCAG	Load and Clear Absolute to GR
L2AG	Load 2 Words Absolute to GR

Register-Memory Stores—Six instructions store general registers to memory. These instructions have the following format:




OP—Operation Code

GR—A four-bit field which specifies one of the general registers.

AS—Address syllable used to calculate the absolute address X.

Mnemonic	Instruction
STGM	Store GR to Memory
STGB	Store GR to Byte
S2GM	Store 2 GR's to Memory
SAGM	Store Absolute GR to Memory
ST32	Store in 32-bit format
S2AM	Store 2 GR's Absolute to Memory

Register-Memory Arithmetic and Logical Operations—Thirteen instructions perform arithmetic and logical operations on general registers and memory operands. These instructions have the following format:



OP—Operation Code


GR—A four-bit field which specifies one of the GR's.

AS—Address syllable used to calculate the absolute address X.

Mnemonic	Instruction
ADMG	Add Memory to GR
SBMG	Subtract Memory from GR
CMGM	Compare GR with Memory
CMBM	Compare Byte with Memory
ANMG	AND Memory to GR
ANGM	AND GR to Memory
ØR MG	ØR Memory to GR
ØR GM	ØR GR to memory
XØMG	Exclusive ØR Memory to GR
XØGM	Exclusive ØR GR to memory
CAGM	Comparative AND GR with Memory
ALMG	Add Logical Memory to GR
SLMG	Subtract Logical Memory to GR

#### Immediate Operand Instructions

Short Immediate Instructions with General Registers—Three instructions perform operations on a general register and a short immediate operand. These instructions have the following format:



OP—Operation Code

I—A six-bit signed immediate value which is sign extended to word length.

GR—A four-bit field which specifies one of the GR's. This register is used to hold the result of the operation.

Mnemonic	Instruction
LSI	Load Short Immediate into GR
ASI	Add Short Immediate to GR
ALI	Add Logical Immediate to GR

Short Immediate Instructions with Memory—Two instructions perform operations on a short immediate operand and an operand from memory. These instructions have the following format:



OP—Operation Code

I—A six-bit signed immediate value which is sign extended to word length before being used.

AS—Address Syllable used to calculate the effective address X.

Mnemonic	Instruction
SMSI	Store to Memory from Short Immediate
AMSI	Add to Memory from Short Immediate

Arithmetic Instruction with Long Immediate—Two instructions perform arithmetic operations on a general register and a long immediate. These instructions have the following format:



OP—Operation Code

S—Sign bit for immediate operand.


GR<sub>1</sub>—A four-bit field which specifies the general register to receive the result.

GR<sub>2</sub>—A four-bit field which specifies the general register used as an operand.

I—An 18-bit immediate operand which is sign extended with the sign bit S to word length.

Mnemonic	Instruction
LDLI	Load Lower Immediate to GR
ADLI	Add Lower Immediate to GR

Logical Instructions with Long Immediate—Nine instructions perform logical operations on a general register and a halfword immediate. The immediates are classified as lower immediates and upper immediates. The terms "lower" and "upper" refer to the half of the operand word specified by the immediate. The other half of the operand word is filled with a fill bit. These instructions have the following format:




OP—Operation Code

F—Fill bit

GR<sub>1</sub>—A four-bit field which specifies the general register to receive the result.


GR<sub>2</sub>—A four-bit field which specifies the general register used as an operand.

I—An 18-bit immediate operand which is filled to word length by the fill bit F. Lower immediates are filled on the left and upper immediates are filled on the right.



Mnemonic	Instruction
CMLI	Compare GR with Lower Immediate
ANLI	AND GR with Lower Immediate
ANUI	AND GR with Upper Immediate
ORLI	OR GR with Lower Immediate
ORUI	OR GR with Upper Immediate
XOLI	Exclusive OR GR with Lower Immediate
XOUI	Exclusive OR GR with Upper Immediate
CALI	Comparative AND GR with Lower Immediate
CAUI	Comparative AND GR with Upper Immediate

Instruction with Byte Immediate—One instruction involves a general register and a byte immediate. It has the following format:



5

OP—Operation Code

GR<sub>1</sub>—A four-bit field which specifies the GR containing operand one.GR<sub>2</sub>—A four-bit field which is ignored.

I—The 9-bit byte immediate.

5

Mnemonic	Instruction
CMBI	Compare GR with Byte Immediate

10


## Shift Instructions

Six instructions perform shift operations on the general registers. In all of these, the shift count J may be specified either in a register or as an immediate value. If J is contained in a register, the format is:



If J is an immediate value, the format is:

15



15

OP—Operation Code

GR<sub>1</sub>/GR—A four-bit field which specifies the general register to be shifted.GR<sub>2</sub>—A four-bit field which specifies the GR containing the 6-bit shift count J.

20

The leftmost 30 bits of GR<sub>1</sub> are ignored.

I—The 6-bit field which specifies the shift count J.

20

Mnemonic	GR <sub>1</sub>	GR <sub>2</sub>	Instruction
LSL	LRL		Logical Shift Left
LSR	LRR		Logical Shift Right
ASR	ARR		Arithmetic Shift Right
RSR	RRR		Rotational Shift Right
DSL	DRL		Double Shift Left
DSR	DRR		Double Shift Right

## Bit Field Instructions

Bit Field Extraction Instructions—Two instructions are used to extract bit fields from one GR and load the field into another GR. These instructions have the following format:

25



25

OP—Operation Code

GR<sub>1</sub>—A four-bit field which specifies the source register.GR<sub>2</sub>—A four-bit field which specifies the destination register.

30

F<sub>1</sub>, F<sub>2</sub>, & F<sub>3</sub>—Three 6-bit fields which define the source and destination bit fields. (No hardware check is made for consistency of the three fields).


30

Mnemonic	Instruction
EBFS	Extract Bit Field, Zero Fill
EBFZ	Extract Bit Field, Sign Extend

35

Extract and Compare with Register Instructions—Two instructions are used to extract a bit field from one GR and compare it with another GR. These instructions have the following format:

35



OP—Operation Code


GR<sub>1</sub>—A four-bit field which specifies the GR to be compared.

GR<sub>2</sub>—A four-bit field which specifies the GR from which the bit field is extracted.

F<sub>1</sub>, F<sub>2</sub>, & F<sub>3</sub>—Three 6-bit fields which define the bit field. (No hardware check is made for consistency of the three fields).

Mnemonic	Instruction
ECR2	Extract and Compare with Register, Zero Fill
ECRS	Extract and Compare with Register, Sign-Extend

Extract and Compare with Literal Instruction—One instruction performs this function. It has the following format:



OP—Operation Code


L—A five-bit unsigned literal.

GR—A four-bit field specifying the GR from which the bit field is extracted.

F<sub>1</sub>, F<sub>2</sub>, & F<sub>3</sub>—Three 6-bit fields which define the bit field. (No hardware check is made for consistency of the three fields).

Mnemonic	Instruction
ECL2	Extract and Compare with Literal, Zero Fill

Insert from Register Instruction—One instruction performs this function. It has the following format:



OP—Operation Code


GR<sub>1</sub>—A four-bit field which specifies the GR that contains the bit field to be inserted.

GR<sub>2</sub>—A four-bit field which specifies the GR into which the bit field is inserted.

F<sub>1</sub>, F<sub>2</sub>, & F<sub>3</sub>—Three 6-bit fields which define the bit field. (No hardware check is made for consistency or logic of the three fields).

Mnemonic	Instruction
IBFR	Insert into Bit Field from Register

Insert from Literal Instruction—One instruction performs this function. It has the following format:



OP—Operation Code.


L—A five-bit unsigned literal.

GR—A four-bit field which specifies the register into which the bit field is inserted.

F<sub>1</sub>, F<sub>2</sub>, & F<sub>3</sub>—Three 6-bit fields which define the bit field. (No hardware check is made for consistency or logic of the three fields).

Mnemonic	Instruction
IBFL	Insert into Bit Field from Literal

Conditional Bit Instructions—Two instructions set or reset a bit of a register depending upon the condition code. These instructions have the following format:



OP—Operation Code.

CF—Condition Field. A four-bit field defining the conditions. Each bit of the CF corresponds to a value of the condition code in the following manner:

CF Bit	Condition Code Value
0	CC=0
1	CC=1
2	CC=2
3	CC=3

10

5

I—1 for CDSB, 0 for CDRB.

GR—A four-bit field which specifies the GR containing the bit to be set or reset.  
 F<sub>1</sub>, F<sub>2</sub>, & F<sub>3</sub>—Three 6-bit fields which define the bit field. (No hardware check is made for consistency or logic of the three fields).


Mnemonic	Instruction
CDSB	Conditional Set Bit
CDRB	Conditional Reset Bit

15

15

Branch Instructions

Branch Instruction Conditional upon Condition Code—One instruction falls in this category. It has the following format:



20

20

OP—Operation Code.

CF—Condition Field. A four-bit field defining the branch conditions. Each bit of the CF corresponds to a value of the condition code in the following manner:

CF Bit	Condition Code Value
0	CC=0
1	CC=1
2	CC=2
3	CC=3

25

25

AS—Address Syllable used to compute the effective branch address=Y.

Mnemonic	Instruction
BRAC	Branch on Condition

30

30

Save IC and Branch Instruction—One instruction falls in this category. It has the following format:



35

35

OP—Operation Code.

GR—A four-bit field which specifies one of the GR's to be used to hold the return address.

AS—Address Syllable used to compute the effective branch address Y.

Mnemonic	Instruction
BSIC	Branch and Save IC

Branch Instructions Conditional Upon Register Bit—Two instructions fall in this category. They have this format:



OP—Operation Code.

B—The six-bit field which specifies the bit position, from 0 to 35, of the bit to be tested.

GR—A four-bit field which specifies the GR containing the bit to be tested.

D—Displacement—a signed value which is sign extended and added to the instruction counter to get the effective branch address Y.

Mnemonic	Instruction
BRBS	Branch if Bit Set
BRBR	Branch if Bit Reset

#### Timing Diagrams

Figures 6—20 are illustrative timing diagrams for routine procedures executed in the I/O processor. All diagrams are illustrated with reference to a scratchpad clock, which has a period of 200 nanoseconds, and a synchronized register clock. The references are to the registers, switches, control store, and other components illustrated in Figure 2. In some instances reference to other I/O system components is implied.

Figure 6 illustrates the sequence of events in accessing a standard sequence, executing the standard sequence (assuming no second level addressing in a general register), setting the next address (NA) as the current address of the standard sequence plus an increment of three, addressing the execution address (XA), and finally returning to the standard sequence (RA) upon completion.

Figure 7 illustrates a skip test execution where the microinstruction for the skip test is at CS location M. Figure 8 illustrates a Branch to Constant operation where the microinstruction at CS location M executes the operation.

Figures 9 and 10 illustrate the writing and reading, respectively, of single or double words to or from the R/W local memory. The active output port request (AOPR) and the active request accepted (ARA) refer to the SIU active port for the local memory.

Figure 11 illustrates a programmable interface (PI) read/write operation with the WRITE and READ portions both being relative to the SIU request given above the WRITE and READ.

Figure 12 illustrates a request for interrupt data while Figure 13 illustrates the request for interrupt data accompanied by a processor release to the SIU.

Figure 14 illustrates an instruction register read address update. Working register write (WRW) bit 34 controls the IRSW. After the IRSW contents change, the DL/DS inputs to the B switch are available.

Figure 15 illustrates an instruction register write address update and instruction fetch, again with references to the SIU. Figure 16 illustrates the instruction fetch and subsequent request for a data read/write cycle. Figure 17 illustrates an instruction request in process (IRIP) followed by another instruction read cycle.

Figure 18 illustrates an unconditional (i.e. space in IR is known to be available) instruction fetch for a first condition where the address is not paged (PSR bit 10=0) and where the key, access, and memory residence bits are all positive, and for a second condition where the address is paged (PSR bit 10=1) and where the key, access, or memory residence bits are not all positive, thus forcing an interrupt, exception or PTW sequence.

Figure 19 illustrates the force entry into a PTW miss sequence for either an operand (0) or an instruction (1) miss. Figure 20 illustrates entry into an exception routine after the PTW miss routine of Figure 19 fails to locate the PTW in memory.

It should be noted that other aspects of this system are described and/or claimed in our copending application nos. 12051/76 and 12053/76 (Serial No's 1,547,385 and 1,544,954).

#### WHAT WE CLAIM IS:—

1. A processor for use in an input-output processing system which system performs communication and control functions in a larger data processing system, comprising:

55 a) data-in register means,  
b) data-out register means,

10

15

20

25

30

35

40

45

50

55

c) instruction register means receiving and storing a plurality of instructions to be executed,  
 d) control store means storing addressable microinstructions including standard sequences of microinstructions corresponding to specific instructions,  
 e) switch means addressing said control store means and calling microinstructions in response to an instruction in said instruction register means, a return address request, a next address request, an exception/interrupt routine request, on a page table word miss indication,  
 f) adder/shifter means performing address formation, arithmetic operations, and data manipulations required for instruction execution,  
 g) working register means storing an instruction count, data being processed, and memory addresses, and providing an address output and a data output,  
 h) a page table word scratchpad receiving relative address outputs from said working register means and developing, with said adder/shifter means, absolute addresses,  
 i) a general register scratchpad responsive to said control store means and receiving relative address outputs from said working register means, and including a process state register, an instruction counter, a page table base register, and a plurality of general registers,  
 j) a first operand switch, providing operands to said adder/shifter means, the operands including data from said working register means and data from said general register scratchpad,  
 k) a second operand switch providing operands to said adder/shifter means, the operands including displacements and values from said instruction register means, instruction counter increments and constants from said control store means, and data from said data-in register means,  
 l) process state and process control register means responsive to inputs from said working register means monitoring and controlling processor operation,  
 m) a result cross-bar means providing outputs to said data-out register means, said working register means and an operator display panel, and  
 n) switch means providing inputs to said result cross-bar means from said adder/shifter means, said general register scratchpad, said process state and process control register means, and addresses.  
 2. A processor according to claim 1 and including a control store output register storing a microinstruction received from said control store means during execution.  
 3. A processor according to either previous claim and including in association with said control store means, means addressing said control store means in response to an instruction to be executed to cause the selection of first a standard sequence and then an execution sequence of microinstructions in the control store means.  
 4. A processor according to any previous claim and including in association with said switch means addressing said control store means, an execution address register storing an address of a unique microinstruction sequence, a next address register, and a return address register.  
 5. A processor according to claim 4 and including adder means receiving a current control store means address and incrementing said address to provide the next address for said next address register.  
 6. A processor according to claim 5 and including skip count means in association with said adder means incrementing said current address by a plurality of counts.  
 7. A processor according to any previous claim and including in cooperation with said page table word scratchpad a key register storing an identification of the process with which a page table word is associated.  
 8. A processor according to any previous claim and including an address switch responsive to a microinstruction in execution addressing said general register scratchpad.  
 9. A processor substantially as herein described with reference to the accompanying drawings.

M. G. HARMAN,  
Chartered Patent Agent.

Printed for Her Majesty's Stationery Office, by the Courier Press, Leamington Spa, 1979  
Published by The Patent Office, 25 Southampton Buildings, London, WC2A 1AY, from  
which copies may be obtained.

1547 381  
13 SHEETS

COMPLETE SPECIFICATION  
This drawing is a reproduction of  
the Original on a reduced scale.  
SHEET 1




FIG. 1


1547 381

13 SHEETS

COMPLETE SPECIFICATION

This drawing is a reproduction of  
the Original on a reduced scale.

SHEET 2




1547381

## COMPLETE SPECIFICATION

12 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale.

SHEET 3



## RAW CLOCK

### **SIMULATE CSR SWITCH**

**SELECT POSITION 00**

**SELECT POSITION 10**

**SELECT POSITION 11**

## STEP MODE LOAD OF REMOTE CSR

Fig. 3

1547381 COMPLETE SPECIFICATION

13 SHEETS This drawing is a reproduction of the Original on a reduced scale.  
SHEET 4




FIG. 4

1547381 COMPLETE SPECIFICATION

13 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale.  
SHEET 5




FIG. 5


1547381

COMPLETE SPECIFICATION

13 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale.

SHEET 6



## 1547 381 COMPLETE SPECIFICATION

3 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale.  
SHEET 7




FIG. 7




FIG. 8

BRANCH TO CONSTANT

## 1547381 COMPLETE SPECIFICATION

13 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale.  
SHEET 8




FIG. 9 WRITE SINGLE/DOUBLE TO R/W MEMORY




FIG. 10 READ SINGLE/DOUBLE FROM R/W MEMORY

1547381 COMPLETE SPECIFICATION

13 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale.  
SHEET 9




FIG. 11 PROGRAMMABLE INTERFACE READ/ WRITE




FIG. 12 REQUEST INTERRUPT DATA

1547 381 COMPLETE SPECIFICATION

13 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale.  
SHEET 10




FIG. 13 RELEASE & REQUEST INTERRUPT DATA




FIG. 14 INSTRUCTION REGISTER READ ADDRESS UPDATE

1547381



13 SHEETS

COMPLETE SPECIFICATION

This drawing is a reproduction of

the Original on a reduced scale.

SHEET 11






FIG. 17 INSTRUCTION REQUEST FOLLOWED BY REQUEST FOR ANOTHER INSTRUCTION READ CYCLE




FIG. 18 START UNCONDITIONAL INSTRUCTION FETCH

## 1547 381 COMPLETE SPECIFICATION

13 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale.  
SHEET 13




FIG. 19 FORCE ENTRY INTO PTW MISS SEQUENCE




FIG. 20 PAGE TABLE WORD FAULT